---
title: SONJE | Garmo Labs
url: https://garmolabs.com/marketplace/families/sonje
description: Garmo Labs chips, software and semiconductor IP.
---

IP FAMILY EXPLORER

# SONJE

Related canonical identities, organized together. A shared family is not a claim that every release is mutually compatible or equally qualified.

[Browse by engineering task](https://garmolabs.com/marketplace/collections) [All IP ](https://garmolabs.com/marketplace)

## 8 named technologies.

[All families ](https://garmolabs.com/marketplace/families)

Security & cryptography

[## SONJE Memory-Fabric Authority / Epoch Enforcement Architecture](https://garmolabs.com/ip/sonje-memory-fabric-authority-epoch-enforcement-architecture-ip-3895)

Checks requesting domain, read/write permission masks and revocation epoch at the point where memory work is accepted.

Executed digital evidence

IP-3895 · Executed digital evidence

Memory & coherency

[## SONJE Production Multi-Bank Memory Controller Architecture](https://garmolabs.com/ip/sonje-production-multi-bank-memory-controller-architecture-ip-3904)

Defines a parameterized banked controller that routes MCD-like line operations to independent banks using the proven line-store contract.

Executed digital evidence

IP-3904 · Executed digital evidence

Memory & coherency

[## SONJE Reliability / RAS Memory Architecture](https://garmolabs.com/ip/sonje-reliability-ras-memory-architecture-ip-3898)

Defines ECC, poison, scrub, remap/spare interfaces and media-specific telemetry hooks while keeping silicon retention/disturb/wear claims at foundry/vendor characterization boundaries.

Executed digital evidence

IP-3898 · Executed digital evidence

Memory & coherency

[## SONJE-P64 Four-Bank Controller RTL](https://garmolabs.com/ip/sonje-p64-four-bank-controller-rtl-ip-3949)

Four-bank P64 controller implementation routing full-line operations among independent production-facing banks rather than the earlier reduced-width controller proof.

Executed digital evidence

IP-3949 · Executed digital evidence

Security & cryptography

[## SONJE-P64 PASID / IOMMU / Authority-Version-Lock Access Guard RTL](https://garmolabs.com/ip/sonje-p64-pasid-iommu-authority-version-lock-access-guard-rtl-ip-3938)

Enforces PASID, domain, epoch, permission, expected-version and lock eligibility together at P64 memory acceptance.

Executed digital evidence

IP-3938 · Executed digital evidence

Memory & coherency

[## SONJE-P64 Bank Controller RTL](https://garmolabs.com/ip/sonje-p64-bank-controller-rtl-ip-3948)

Production-facing full-width bank integrating P64 data, metadata, access guard, ECC, repair/remap and line operation paths around the controlled SRAM boundary.

Executed digital evidence

IP-3948 · Executed digital evidence

Memory & coherency

[## SONJE VMOL Metadata Contract](https://garmolabs.com/ip/sonje-vmol-metadata-contract-ip-3879)

Associates architectural version, domain/permissions/epoch, sharing mode, tier/migration state, ECC/poison/scrub, dirty/persistence and QoS/deadline state with each logical line.

Source / reference evidence

IP-3879 · Source / reference evidence

Memory & coherency

[## SONJE-P64 64-Byte Production Datapath Architecture](https://garmolabs.com/ip/sonje-p64-64-byte-production-datapath-architecture-ip-3935)

Concrete 64-byte / 512-bit VMOL datapath with 576-bit eight-lane SECDED proof-storage path and metadata-coupled control; moves the prior production target into implemented P64 technology.

Source / reference evidence

IP-3935 · Source / reference evidence

## Your next big idea.
Let’s build it together.

Start with a chip, a software release or a single IP block.

[Talk to Garmo](https://garmolabs.com/contact) [Start exploring](https://garmolabs.com/developers)